

Introduction:-

To design any circuit first of all we need to take the design considerations that is the specifications of the component of the system.

All those individual components are to be interconnected and metalizations are used to have a package circuit.

Mos layers:-

The basic mos layers that are used to design a circuit includes n^+ diffusions, p^+ diffusions, poly-silicon and etc.

Stick diagrams:-

Stick diagrams are outlined representations of layouts.

The stick diagrams convey the designing of the circuit through colour codes.

* For the designing of stick diagrams and layouts the Mos layers using colour codes are drawn as below.

S.No	layer	color	stick diagram representation	layout representation
1.	n^+ diffusion	Green		
2.	p^+ diffusion	Yellow		
3.	Polysilicon	Red		
4.	Metal	Blue		
5.	Ion implantation	Yellow		
6.	Buried contact	Brown		
7.	Contact cut	Black		
8.	Supply lines	Black	X	
9.	Demarkation line	Brown	---	

For PMOS:-


For pmos designing the only change is ion implantation.

S.No	layer	color	stick diagram representation	layout representation
1.	Ion Implantation	green		

Mos transistor steps presentation

NMOS Enhancement

Stick diagram



layout



PMOS Enhancement

stick diagram



layout



NMOS depletion mode

stick diagram · layout





PMOS depletion mode

stick diagram · layout




1. Design a stick diagram for CMOS inverter:-


Step 1:- To design a CMOS inverter, first we have to draw the supply lines V_{DD} and V_{SS}




Step 2:- After V_{DD} and V_{SS} place the required transistors at a given place.



Step 3:- extend the transistors towards V_{DD} and V_{SS} and make contact cuts V_{DD}





Step 4:- finally take i/p and o/p terminals



Q. Draw the stick diagram for nmos inverter:-

Step 1: To draw stick diagram for nmos inverter first we have to draw supply lines V_{DD} & V_{SS} .




www.JntukMaterials.com


Step 2:- After drawing supply lines place the required transistors.



Step 3:- extend the transistor lines toward V_{DD} and V_{SS} and place contacts and Burned Contact




Step 4:- finally take i/p and o/p's terminals.



3. Draw stick diagram for three input NAND gate using CMOS technology.

	Nmos	pmos
NAND	Series	parallel
NOR	parallel	Series


Circuit diagram




Truth Table

A	B	C	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Y
0	0	0							
0	0	1							
0	1	0							
0	1	1							
1	0	0							
1	0	1							
1	1	0							
1	1	1							

Stick diagram:-




4. Draw the 2 i/p NAND gate using CMOS technology



stick diagram:-





5. Draw 3 i/p NOR gate using CMOS technology



6) Draw the stick diagram for 2 i/p NAND gate using Nmos technology.


stick diagram for 2 i/p NAND gate

Ckt diagram



7) Draw the 3 i/p NOR gate using nmos technology

stick dig for 3 i/p NOR gate: - Ckt diagram



8) Design and draw stick dig. for Ex-OR gate


Truth Table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


$Y = \overline{A}B + A\overline{B}$ — Boolean expression

$$= \overline{\overline{A}B + A\overline{B}}$$

$$= \overline{(A + \overline{B})(\overline{A} + B)}$$




stick diagram for Ex-or gate




Ckt dig for Ex-NOR gate:-

$(A+B)(\bar{A}+\bar{B})$




Truth table

A	B	y
0	0	1
0	1	0
1	0	0
1	1	1



Stick dig for Ex-NOR gate:-



* As the complexity of VLSI technology is more and more to have better understanding we are using a set of rules called Design rules.

* The design rules are the effective interface b/w Design Engineering and fabrication Engineering.

* CKT designers in general want lighter, smaller layouts for improved performance and reduced Silicon area.

* The process Engineer wants Design rules that results in a controllable and reproducible process.

* So, we need to have compromise b/w ckt designer and process engineer requirements.

* Basically we are having two types of design rules

1. Scalable Design rules (λ base)

2. Absolute Design rules (micron base)

Scalable Design rules:-


1. The minwidth of metal 1 is 3λ and spacing b/w metal 1 and metal 1 is 3λ .

2. The minwidth of metal 2 is 4λ and spacing b/w metal 2 & metal 2 is 4λ .


3. The minwidth of n^+ diffusion (or) p^+ diffusion is 2λ and spacing b/w n^+ diffusion to n^+ diff & p^+ diffusion to p^+ diffusion is 3λ .

4. The minimum thickness of polysilicon is 1.2 μ m. The minimum spacing between polysilicon to polysilicon is 1.2 μ m.


Metal 1:



metal 2:-




n^+ diffusion:




p^+ diffusion:




poly silicon:



n^+ diffusion:






The spacing b/w the polysilicon 1 & polysilicon 2 is 2.7.

Absolute Design Rules (Micron Base):-


1. 2.0um and 2.5um (Double metal ; Double poly):-
CMOS, BiCMOS Processes
Minwidth Minspacing



$$P^+/n^+ \rightarrow P_1 \rightarrow 1.4\mu m$$

$$P^+/n^+ \rightarrow P_2 \rightarrow 1.5\mu m$$

$$P_1 \rightarrow P_2 \rightarrow 2\mu m$$



$$\frac{P_1 m_1}{m_1}$$

$$P_1 \rightarrow 2.4\mu m \text{ \& } 2.5\mu m$$

$$m_1 \rightarrow 2.4\mu m \text{ \& } 2.5\mu m$$

$$P_2 \rightarrow 2.4\mu m \text{ \& } 3\mu m$$


$$m_2 \rightarrow 3\mu m, 3\mu m$$

$$P^+/n^+ \rightarrow 3.4\mu m \text{ \& } 2.5\mu m$$

n^+ Diff








P^+ Diffusion





Minwidth

Minspacing




1) Draw the layout for CMOS inverter.




CMOS inverter ckt

2) Draw the layout for nmos inverter.


Nmos inverter ckt







* Draw the layout for 2 i/p NAND gate using Cmos logic.

A. Circuit Diagram






The spacing b/w via 1 & via 2 length is 2λ

Transistor representation:-

nmos enhancement

$2\lambda : 2\lambda$




nmos Depletion

$6\lambda : 6\lambda$




pmos enhancement

$2\lambda : 2\lambda$




pmos depletion


$6\lambda : 6\lambda$



* Draw the layout for 2 input NAND gate using CMOS




Ckt diagram




Stick diagram

layout




boolean
expression



$$Y = \overline{AB}$$



*Draw the layout for boolean equation $y = (A+B+C)$ using CMOS logic.


A. Circuit Diagram






→ 2 i/p NOR gate using nmos logic $y = \overline{A+B}$
→ 3 i/p NAND gate using nmos logic $y = \overline{ABC}$

1. 2 i/p NOR gate using nmos logic.



Stick diagram




Layout



* 3-input NAND gate using nmos type. $y = \overline{ABC}$

Circuit diagram



Stick diagram



Layout



A VLSI designer is dealing with silicon circuits whose dimensions and features are extremely microscopic in nature.

* If the line widths are too small, the lines so defined may tend to be discontinuous at places (or) may accordingly merge at places.

* The main purpose of design rules are

1. provides Communication links between circuit designer and process Engineer responsible for fabrication.
2. The goal of any set of design rules should be to optimise yield while keeping the geometry as small as possible without compromising the reliability of the finished circuit.
3. Try to exclude poly from the areas of p⁺mask/n⁺mask that may affect the resistance of poly at certain paths.
4. Metal is deposited at the top of all oxide layers, since it is light reflective, these factors combine for poor edge definition.
5. Metal 2 is having even more uneven terrains on which to be deposited and patterned. Hence metal 2 is wider than metal 1.
6. metal to metal separation is also large and is brought about mainly by difficulties in defining metal edges.